PRELIMINARY

16-CHARACTER 1-LINE DOT MATRIX LCD CONTROLLER DRIVER

GENERAL DESCRIPTION

PACKAGE OUTLINE

The NJU6460A is a 1 Chip Dot Matrix LCD controller driver for up to 16-character 1-line or 8-character 2-line display.

It contains microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM and common and segment drivers.

The bleeder resistance generates for LCD Bias voltage internally.

The CR oscillator incorporates C and R, therefore no external components for oscillation are required.

The microprocessor interface circuits which operate 2MHz frequency, can be connected directly to 4bit/8bit microprocessor.

The character generator consists of 7,680 bits ROM and 32 x 5 bits RAM. The standard version ROM is coded with 192 characters including capital and small letter fonts.

The 16-common and 40-segment drives up to 16-character 1-line LCD panels which divided two common electrode blocks.

The rectangle outlook is very applicable to COG or Slim TCP.

FEATURES

- 16-character 1-line Dot Matrix LCD Controller Driver
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 16 x 8 bits ; Maximum 16-character 1-line Display
- Character Generator ROM 7680 bits ; 192 Characters for 5 x 7 Dots
- Character Generator RAM 32 x 5 bits ; 4 Patterns(5x7 Dots)

Microprocessor can access to Display Data RAM and Character Generator RAM

- High Voltage LCD Driver ; 16-common / 40-segment
- Duty Ratio ; 1/16 Duty
- Number of Maximum Display Characters ; 16-Character
- Useful Instruction Set

Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift,

New Japan Radio Co., Ltd.

Common and Segment driver Location order Select Function

(Pin configuration mode A / mode B)


- Power On Initialize / Hardware Reset Function
- Bleeder Resistance On-chip
- Oscillation Circuit On-chip
- Low Power Consumption
- Operating Voltage --- +5 V
- Package Outline --- Bumped Chip / TCP
- C-MOS Technology



NJU6460AC


PAD LOCATION

JRO



 $(V_{DD}, V_{SS}, V_5: 250 \text{um} \times 50 \text{um})$

BLOCK DIAGRAM





COORD I NATES

	Pad	Name	CEN	TER
Pin No.	Pin conf	iguration	X=(μm)	Y=(μm)
	Mode A	Mode B	∧-(µuii /	
1	OSC1	OSC 1	-1742	-1078
2	OSC2	OSC2	-1514	-1078
3	Vss	Vss	-1231	-1078
4	VDD	VDD	-931	-1078
5	V ₅	V5	-631	-1078
6	Vз	V3	-408	-1078
7	V2	V2	-164	-1078
	NC1	NC1	93	-1078
8	RESET	RESET	368	-1078
9	RS	RS	508	-1078
10	R/W	R/W	649	-1078
11	E	E	786	-1078
12	DBo	DBo	945	-1078
13	DB1	DB 1	1085	-1078
14	DB2	DB2	1225	-1078
15	DB₃	DB3	1365	-1078
_	NC2	NC2	1510	-1078
	NC3	NC3	1725	-1078
16	DB₄	DB₄	1882	-876
17	DB5	DB5	1882	-736
18	DB6	DB6	1882	-596
19	DB7	DB7	1882	-456
20	COM1	COM®	1882	-246
21	COM ₂	COM10	1882	-146
22	COM3	COM 1 1	1882	-46
23	COM4	COM12	1882	54
24	COM5	COM 13	1882	154
25	COM6	COM14	1882	254
26	COM7	COM 15	1882	354
27	COMe	COM 16	1882	454
28	SEG1	SEG ₄₀	1882	554
29	SEG ₂	SEG39	1882	654
-	NC4	NC4	1882	890
30	SEG3	SEG 38	1750	1079
31	SEG ₄	SEG ₃₇	1650	1079
32	SEG₅	SEG 36	1550	1079
33	SEG ₆	SEG 35	1450	1079
34	SEG7	SEG 3 4	1350	1079
35	SEG ₈	SEG 33	1250	1079
36	SEG ₉	SEG 32	1150	1079
37	SEG10	SEG ₃₁	1050	1079
	01 +o NO7	are Dummy	1	

	Pad	Name	CEN	TER
Pin No.		iguration		
	Mode A	Mode B	X=(μm)	Y=(µm)
38	SEG11	SEG30	950	1079
39	SEG12	SEG ₂₉	850	1079
40	SEG 13	SEG ₂₈	750	1079
41	SEG14	SEG ₂₇	650	1079
42	SEG15	SEG26	550	1079
43	SEG16	SEG25	450	1079
44	SEG 17	SEG24	350	1079
45	SEG ₁₈	SEG23	250	1079
46	SEG 19	SEG22	150	1079
47	SEG20	SEG ₂₁	50	1079
48	SEG ₂₁	SEG ₂₀	-50	1079
49	SEG22	SEG19	-150	1079
50	SEG23	SEG18	-250	1079
51	SEG24	SEG17	-350	1079
52	SEG ₂₅	SEG ₁₆	-450	1079
53	SEG26	SEG15	-550	1079
54	SEG ₂₇	SEG14	-650	1079
55	SEG28	SEG13	-750	1079
56	SEG ₂₉	SEG12	-850	1079
57	SEG 30	SEG ₁₁	-950	1079
58	SEG ₃₁	SEG10	-1050	1079
59	SEG32	SEG ₉	-1150	1079
60	SEG33	SEG ₈	-1250	1079
61	SEG34	SEG ₇	-1350	1079
62	SEG35	SEG ₆	-1450	1079
63	SEG36	SEG5	-1550	1079
64	SEG ₃₇	SEG₄	-1650	1079
65	SEG 38	SEG ₃	-1750	1079
	NC5	NC5	-1882	918
66	SEG 39	SEG ₂	-1882	596
67	SEG 40	SEG1	-1882	496
68	COM 16	COMa	-1882	396
69	COM15	COM ₇	-1882	296
70	COM 14	COMe	-1882	196
71	COM 14	COM5	-1882	96
72	COM12	COM4	-1882	-4
73	COM12	COM ₃	-1882	-104
74	COM 10	COM ₂	-1882	-204
75	COMp	COM 1	-1882	-304
	NC6	NC6	-1882	-548
	NC7	NC7	-1882	-856
L	1			

Note) NC1 to NC7 are Dummy Pad.

-New Japan Radio Co.,Ltd.

TERMINAL DESCRIPTION

JRC

PAD	NO.		
Pin Confi	guration	SYMBOL.	FUNCTION
Mode A	Mode B		· · · · · · · · · · · · · · · · · · ·
4	4	Vdd	Power Source (+5V)
3	3	Vss	Power Source (OV)
7,6,5	7,6,5	V2,V3,V5	LCD Driving Power Source
1,2	1,2	OSC₁, OSC₂	Oscillation Frequency Adjust Terminals. Normally Open. (Oscillation C and R are incorporated, Osc Freq.=270kHz) For external clock operation, the clock should be input on OSC1.
9	9	RS	Register selection signal input "O": Instruction Register (Writing) Busy Flag (Reading) "1": Data Register (Writing/Reading)
10	10	R∕₩	Read/Write selection signal input "O" : Write , "1" : Read
11	11	E	Read/Write activation signal input
16~19	16~19	DB₄∼DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6460A DB7 is also used for the Busy Flag reading
12~15	12~15	DBo~DB3	3-state Data Bus(Lower) to transfer the data between MPU and NJU6460A These bus are not used in the 4bit operation
20~27 75~68	75~68 20~27	COM ₁ ~COM ₈ COM ₉ ~COM ₁₆	LCD Common driving signal Terminals Common driver Location order Select as Shown in Table 4 Pin configuration mode A: MO=0 / mode B: MO=1
28~67	67~28	SEG₁~SEG₄₀	LCD Segment driving signal Terminals Segment driver Location order Select as Shown in Table 4 Pin configuration mode A: MO=0 / mode B: MO=1
8	8	RESET	Reset Terminal. When the "L" level input over than 1.2ms to this terminal the system will be reset. (fosc=270kHz)

FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6460A incorporates two 8-bit registers, an Instruction Register(IR) and a Data Register(DR).

The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM (DD RAM) and Character Generator RAM(CG RAM). The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register (DR) is a temporary stored register, the data stored in the Register (DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below:

Table 1. shows register operation controlled by RS and R/W signals.

RS	R/W	Selected Register	Operation
0	0		Write
0	1	IR .	Read busy flag(DB7) and address counter(DB0 \sim DB6)
1	0		Write (DR to DD or CG RAM)
1	1	DR	Read (DD or CG RAM to DR)

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB7 when RS="0" and R/W="1" as shown in table 1.

The next instruction should be written after busy flag (BF) goes to "O".

(1-3) Address Counter (AC)

The address Counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_6 \sim DB_0$ when RS="0" and R/W="1" as shown in Table 1.

(1-4) Display Data RAM (DD RAM)

The display data RAM(DD RAM) consists of 16 x 8 bits, stores up to 16-character display data represented in 8-bit code.

The DD RAM address data set in the address Counter(AC) is represented in Hexadecimal.

	←Higl	her or	der bi	t	Lowe	r orde	r bit→	(Exam	ple)	DD RAM	addres	s " 0	8 "		
AC	AC ₆	ACs	AC₄	AC3	AC2	AC 1	ACo	0	0	0	1	0	0	0	
	← He	exadec	imal -	→ <i>←</i> —	Hexa	decima	_→	<u> </u>	0	→			8	>	

(1-4-1) 16-character 1-line Display

The NJU6460A has two kinds of addressing mode called "Addressing mode 1" and "Addressing mode 2" which is determined by the Function Set Instruction (A= 0 and 1).

"Addressing mode 1" is using consecutive address of $(00)_{\rm H}$ through $(0F)_{\rm H}$ for front half 8-character and last half 8-character. "Addressing mode 2" is not using consecutive address likes as $(00)_{\rm H}$ through $(07)_{\rm H}$ and $(40)_{\rm H}$ through $(47)_{\rm H}$ for front half 8-character and last half 8-character respectively.

16-character 1-line and 8 character 2-line are also determined by the Function Set Instruction (M1= 0 and 1).

<Addressing mode 1: A=0, M1=0>

• The relation between DD RAM address and display position on the LCD is shown below.

	1	2	3	- 4	-5	6	- 7	- 8	9	10	11	12	13	14	15	. 16	←Display
1st Line	00	01	02	03	04	05	06	07	08	09	0A	OB	00	0D	0E	0F	Position ←DD RAM Address (Hexadecimal)
	$\overline{}$		· C	OM1~	-COM	8		Ζ.	~ \		· C	OM9-	-COM	16		/	(Tiexadec Tild 1)

When the display shift is performed, the DD RAM address changes as follows:


• -	eft S														
01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	00

(Right Shift Display)

	0F	00	01	02	03	04	05	06	07	08	09	0A	OB	0C	OD	0E	
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	--

<Addressing mode 2: A=1, M1=0>

• The relation between DD RAM address and display position on the LCD is shown below.



When the display shift is performed, the DD RAM address changes as follows:


(Left Shift Display)

01	02	03	04	05	06	07	40	41	42	43	44	45	46	47	00
(D:	~h+	0L:f	+ Di	onlo		_									
(Ri 47						05	06	07	10	41	12	12	44	45	46

(1-4-2) 8-character 2-line Display

<Addressing mode 1: A=0, M1=1>

• The relation between DD RAM address and display position on the LCD is shown below.



When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)


1st Line	01	02	03	04	05	06	07	08
2nd Line	09	0A	OB	0C	OD	0E	0F	00

(Right Shift Display)

1st Line								
2nd Line	07	08	09	0A	OB	0C	OD	0E

<Addressing mode 2: A=1, M1=1>

• The relation between DD RAM address and display position on the LCD is shown below.





When the display shift is performed, the DD RAM address changes as follows:

(Left Shift Display)

1st Line	01	02	03	04	05	06	07	40
2nd Line	41	42	43	44	45	46	47	00

(Right Shift Display)

1st Line								
2nd Line	07	40	41	42	43	44	45	46

(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM (CG ROM) generates 5 x 7 dots character pattern represented in 8-bit character codes.

The storage capacity is up to 192 kinds of 5 x 7 dots character pattern. The correspondence between character code and standard character pattern of NJU6460A is shown in Table 2.

User-defined character pattern (Custom Font) are also available by mask option and the available address for Custom Font is from (21) μ to (7F) μ and from (AO) μ to (FF) μ

\square							Upi	per 4-	bit (Hexa	decima	ul)					
		0		2	3	4	5	6	7	/		A	В	C	D	E	F
	0	CG RAM (01)	×					••	·								
	1	(02)		:					·::						;		
	2	(03)		11	·									:			
	3	(04)			:	!	:;	:	·				·			: <u>.</u> .	::: :
	4	(01)							· †			••		.	:	.	:::
	5	(02)		** •**:	•				ii			::	· .				·
cimal)	6	(03)			<u>.</u>		.	.	::					••••		÷;	
(Hexade	7	(04)		:	:				! <u>.</u> .!								.
Lower 4-bit (Hexadecimal	8	(01)							:::			.:		····	ļ.		
Lower	9	(02)			·				::			·:::				••••	·!
	A	(03)		::	::			••							L		::::
	B	(04)			;;							:#	÷			::	
	C	(01)		:						 		177				:‡·	.
	D	(02)		•••••												÷	
	E	(03)		::			•••				ļ				•••		
	F	(04)							÷				•. 	•••			

Table 2. CG ROM Character Pattern (ROM version -01)

Character code $(1X)_{H}, (8X)_{H}, (9X)_{H}$ don't exist.

5



(1-6) Character Generator RAM (CG RAM)

The character generator RAM(CG RAM) can store any kinds of character pattern in 5 x 7 dots written by the user program to display user's original character pattern. The CG RAM can store 4 kinds of character in 5 X 7 dots mode.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{H}$ - $(03)_{\rm H}$ should be written to the DD RAM as shown in Table 2.

Table 3. shows the correspondence among the character pattern, CG RAM address and Data.

Table 3. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern (5 x 7 dots).

Character Code	CG	Character	
(DD RAM Data)	RAM Address	Pattern (CG RAM Data)	
$\begin{array}{c} 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \\ \leftarrow - & - \end{array}$	<u>43210</u> ← →	$ \underbrace{43210}_{\leftarrow -} \underbrace{32}_{- \rightarrow}$	
Upper Lower bit bit	Upper Lower bit bit	Upper Lower bit bit	
0000**00	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Character Pattern Example(1) ←Cursor Position
0000**01	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Character Pattern Example(2) ←Cursor Position
	$\begin{smallmatrix} 0 & 0 & 0 \\ 0 & 0 & 1 \end{smallmatrix}$		
			_
0000**11	1 1 1 0 0 1 0 1 1 1 0 1 1 1 1 1 1		* : Don't Care

Notes: 1. Character code bits 0 to 1 correspond to the CG RAM address 3 and 4 (2 bits: 4 patterns).

2. CG RAM address 0, 1 and 2 designate character pattern line position.

The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "O". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor

position regardless of cursor existence.3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above. The bits 5 to 7 of the CG RAM do not exist.

4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and addressed by character code bits 0 and 1. Therefore, the address $(00)_{\rm H}$, $(04)_{\rm H}$, $(08)_{\rm H}$ and $(0C)_{\rm H}$, select the same character pattern as shown in Table 2 and Table 3.

5. "1" for CG RAM data corresponds to display On and "O" to display Off.



(1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-8) LCD Driver

LCD driver consist of 16-common driver and 40-segment driver.


The 40 bits of character pattern data are shifted in the shift-register and latched when the 40 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-9) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(04)_{H}$, a cursor position is shown as follows:



(Note) The cursor or blinks appear when the address counter(AC) selects the CG RAM.

But the displayed the cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.



(2) Power on Initialization by internal circuits


(2-1) Initialization By internal Reset circuits

The NJU6460A is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed.

During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 4.5V.

New Japan Radio Co., Ltd.

Initialization flow is shown below:




- NOTE
If the condition of power supply
Irise time described in the Elec-
ITTICAL UNAFACTORISTICS IS NUL
satisfied, the internal Power On
Initialization Circuits will not
operate and initialization will
I not be nerformed.
In this case the initialization
In this case the initialization by MPU software is required.
by mru sultmate is required.


(2-2) Initialization By Hardware

The NJU6460A incorporates **RESET** terminal to initialize the all system. When the "L" level input over than 1.2ms to the **RESET** terminal, reset sequence is executed. In this time, busy signal output during 10ms after **RESET** terminal goes to "H".

• Reset Circuit



Timing Chart



(3) Instructions

The NJU6460A incorporates two registers, an Instruction Register (IR) and a Data Register (DR). These two registers store control information temporarily to allow interface between NJU6460A and MPU or peripheral ICs operating different cycles. The operation of NJU6460A is determined by this control signal from MPU.

The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DB_0 to DB_7).

Table 4. shows each instruction and its operating time.

Note) The execution time mentioned in Table 4. based on fcp or fosc=270kHz. If the oscillation frequency is changed, the execution time is also changed.

INSTRUCTIONS	RS	R/W	DB7) DB6	O DB₅	D DB₄	E DB₃	DB2	DB 1	DBo	DESCRIPTION	EXEC TIME
Maker Test	0	0	0	0	0	0	0	0	0	0	All "O" code is using for maker testing.	-
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.52ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	37us
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. 1/D=1:Increment, 1/D=0:Decrement S=1:Accompanies display shift	37us
Display On/Off Control	0	0	0	0	0	0	1	D	C	B	Sets of display On/Off(D), cur- sor On/Off(C) and blink of cur- sor position character(B).	37us
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	. *	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/D=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	56us
Function Set	0	0	0	0	1	DL	A	*	M1	MO	Sets interface data length(DL), Display address mode(A). DL=1 : 8 bits, DL=0 : 4 bits A=0 : Addressing mode 1 A=1 : Addressing mode 2 M1=0: 16-Character 1-Line M1=1: 8-Character 2-Line M0=0: Pin configuration mode A M0=1: Pin configuration mode B	37us
Set CG RAM Address	0	0	0	1	*	+		A	ca	>	Sets CG RAM address. After this instruction, the data is trans- ferred on CG RAM.	37us
Set DD RAM Address	0	0	1	*		_	A	D	-		Sets DD RAM address. After this instruction, the data is trans- ferred on DD RAM.	37us
Read Busy Flag & Address	0			F ∢ F *			AC 1	AC	-	> >	Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	Ous
Write Data to CG & DD RAM	1	0	*		*	. . Irite		te D	ata(CG)→	Writes data into CG or DD RAMs.	37us
Read Data from CG or DD RAM		1		*			Rea	d Da	ta(C	G) →	Reads data from CG or DD RAMs.	56us
Explanation of Abbreviation			I:[CG F Addi	ispl AM a ress	ay d addro cou					I : Cha M addi th of I	aracter generator RAM ress, Corresponds to cursor address DD and CG RAMs	

-New Japan Radio Co.,Ltd.-

Table 4. Table of Instructions

≭=Don't Care

5

(3-1) Description of each instructions

(a) Maker Test

	RS	R/W	DB7	DB_6	DB 5	DB₄	DB3	DB2	DB1	DBo	
Code	0	0	0	0	0	0	0	0	0.	0	

All "O" code in 4-bit length is using for device testing mode (only for maker). Therefore, please avoid all "O" input or no meaning Enable signal input at data "O". (Especially please pay attention the output condition of Enable signal when the power turns on.)

All "O" code in 8-bit length is usable for NOP (Not OPerating instruction).

(b) Clear Display

	RS	R/W	DB7	DB6	DBs	DB4	DB3	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DB₀. When this instruction is executed, the space code $(20)_{\rm H}$ is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD.

The S of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

Return home instruction is executed when the code "1" is written into DB_1 . When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD, if the cursor or blink are on the display.

The DD RAM contents do not change.



(d) Entry Mode Set

	RS	R/W	DB7	000		DB₄	003	DB2	DB 1	DBo	_
Code	0	0	0	0	0	0	0	1	1/D	S	

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (I/D) and (S) are written into $DB_1(I/D)$ and $DB_0(S)$, as shown below.

(1/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

1/D			F	u i	n	c	t	i	0	n					
1	Address increment: read/write, and the	The curs	add or	res or	s ç bli	of ink	the mo	DD ve	or to	CG the	RAM increment right.	(+1)	when	the
0	Address decrement: read/write, and the	The curs	add or	res or	s (bli	of ink	the mo	DD ve	or to	CG the	RAM decrement left.	(-1)	when	the

S	Function
1	Entire display shift. The shift direction is determined by I/D: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

(e) Display On/Off Control

	RS	R/W	DB7	DB6	DB5	DB₄	\mathbf{DB}_{3}	DB2	DB1	DBo
Code	0	0	0	0	0	0	1	D	C	B

Display On/Off control instruction which controls the display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into DB_3 and the codes of (D), (C) and (B) are written into $DB_2(D)$, $DB_1(C)$ and $DB_0(B)$, as shown below.

D	Function
1	Display On.
.0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.

C ·		Function	
1	Cursor On.	The cursor is displayed by 5 dots on t	he 8th line.
0	Cursor Off.	Even if the display data write, the I/	D etc does not change.


В	Function
1	The cursor position character is blinking. Blinking rate is 455.2ms at or fosc=270kHz. The blink is displayed alternatively with all on (it means all black) and characters display. The cursor and the blink can be disp- layed simultaneously.
0	The character does not blink.



t Cursor

Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example



(f) Cursor/Display Shift

	RS	R/W	DB7	DBe	DB5	DB₄	DB₃	DB2	DB1	DBo	
Code	0	0	0	0	0	1	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C) and (R/L) are written into DB₃(S/C) and DB₂(R/L), as shown below.

S/C	R/L	Function
0 0 1	0 1 0 1	Shifts the cursor position to the left ((AC) is decremented by 1) Shifts the cursor position to the right ((AC) is incremented by 1) Shifts the entire display to the left and the cursor follows it. Shifts the entire display to the right and the cursor follows it.

(g) Function Set

1

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	DB2	DB 1	DBo	
Code	0	0	0	0	1	DL	A	*	M1	MO	* = Don't care


Function set instruction which sets the interface data length, the addressing Mode for the DD RAM, 1-line or 2-line display, and Pin configuration mode, is executed when the code "1" is written into DB_5 and the codes of (DL), (A), (M1) and (MO) are written into $DB_4(DL)$, $DB_3(A)$, $DB_1(M1)$ and $DB_0(M0)$, as shown below (character font is fixed 5 X 7 dots).

(DL) sets the interface data length, (A) sets the DD RAM address mode (00)_H through (OF)_H or $(00)_{H}$ through $(07)_{H}$ and $(40)_{H}$ through $(47)_{H}$, (M1) sets the number of display line either the 1-line or 2-line display, and (MO) sets the Pin configuration for Common and Segment drivers as shown in coordinates.

NOTE This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL	Function
1	Set the interface data length to 8 bits (DB7 to DB0)
0	Set the interface data length to 4 bits (DB7 to DB4) The data must be sent or received twice.
A	Function
0	Set the Addressing Mode 1 for the DD RAM
1	Set the Addressing Mode 2 for the DD RAM
M 1	Function
0	Set the 16-Character 1-Line Display
1	Set the 8-Character 2-Line Display
MO	Function
0	Set the Pin configuration mode A for Common and Segment Driver Refer to

(h) Set CG RAM Address



Set CG RAM address instruction is executed when the code "1" is written into DB_6 and the address is written into DB_4 to DB_0 as shown above.

The address data mentioned by binary code "AAAAA" is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/W	D87	DB6	DBs	DB₄	DB3	DB2	DB 1	DBo	_
Code	0	0	1	A	A	A	A	A	A	A	
				←Hig	her or	der bi	t	Lowe	r orde	r bit→	•

Set DD RAM address instruction is executed when the code "1" is written into DB7 and the address is written into DB6 to DB0 as shown above.

The address data mentioned by binary code "AAAAAAA" is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction, the data writing/ reading is performed into/from the DD RAM.

Note: When the "Addressing mode 1" selection, (00)_H through (0F)_H are available but (10)_H through (7F)_H are ignored. When the "Addressing mode 2" selection, (00)_H through (07)_H and (40)_H through (47)_H are available but (08)_H through (3F)_H and (48)_H through (7F)_H are ignored.


(j) Read Busy Flag & Address

	RS	R/W	DB7	D86	DB5	DB₄	DB3	DB2	DB 1	DBo
Code	0	1	BF	A	A	A	A	A	A	A
				←Hig	her or	der bi	t	Lowe	r orde	r bit→

This instruction reads out the internal status of the NJU6460A. When this instruction is executed, the busy flag(BF) which indicate internal operation is read out from DB7 and the address of CG RAM or DD RAM is read out from DB_6 to DB_0 (the address for CG RAM or DD RAM is determined by the previous instruction).

(BF)=1 indicates that internal operation is in progress. The next instruction is inhibited when (BF)=1. Check the (BF) status before the next write operation.

(k) Write Data to CG or DD RAM




Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 5-bit data "DDDDD" are written into the CG RAM, and the binary 8-bit data "DDDDDDDD" are written into the DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

After this instruction execution, the address increment(+1) or decrement(-1) performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(1) Read Data from CG or DD RAM



	10	IV II	007	005	000	004	003	002	001	000	
Code	1	1	D	D	D	D	D	D	D	D	(DD RAM)
-			←Hi gh	er ord	er bit			Lower	order	bit→	

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 5 bit data "DDDDDD" are read out from CG RAM, and the binary 8 bit data "DDDDDDDD" are read out from DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed iust beforehand(only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.


Note: The address counter(AC) is automatically incremented or decremented by 1 after write instructions to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.



(3-2) Initialization using the internal reset circuits

(a) 16-character 1-line in 8-bit operation Addressing Mode 1 (Using internal reset circuits). At the 16-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.



(b) 8-character 2-line in 4-bit operation Addressing Mode 2 (Using internal reset circuits). In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DB_0 to DB_3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB_7 to DB_4 , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full. 8-character 2-line in 4-bit operation is shown as follows:

New Japan Radio Co., Ltd.

Power On						
Ļ	RS	R/W	DB7	DB6	DB5	DB₄
Function Set	0	0	0	0.	1	0
↓ ·						
Function Set	0	0	0	0 *	1	0
ļ						
Disp.On/Off Cont	0	0	0 1	0	0	0
↓			1		<u>'</u>	
Entry Mode Set	0	0	0	0	0	0
ļ	<u> </u>		-			
Write data to the L and set the Instruc)D/CG ction	RAM				

Initialized. No display appears.

Set the 4-bit operation. This step is executed in 8-bit mode set by the initialization.

Set the 4-bit operation / 2-line 8-Character display / Pin configuration mode B / Addressing Mode 2. The 4-bitoperation starts from this step.

Turn on display and cursor. Entire display is in space mode by the initialization.


Example for set address increment and cursor right shift when the data write to the DD or CG RAM.



(3-3) Initialization by instruction


If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6460A must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface





(b) Initialization by Instruction in 4-bit interface





(4) LCD DISPLAY


(4-1) Power Supply for LCD Driving

NJU6460A incorporates bleeder resistance to generate the LCD display driving waveform. The bleeder resistance is set 1/5 bias suitable for 1/18 duty ratio and 1.5k Ω per resistance.

Furthermore, the bias level can be changed by connecting external resistance between the $V_2,\,V_3$ terminals, if needed.


	Duty Ratio	1/16
D	Bias	1/5
Power	V2	VDD-2/5VLCD
Supply	٧з	VDD-3/5VLCD
	٧s	V _{DD} -V _{LCD}
V _{DD} VLCD V _b V _b	Ro R	

LCD Driving Voltage vs Duty Ratio



LCD frame frequency example mentioned below is based on 270kHz oscillation. The clock for the LCD Driving is using 270/2 kHz (1 clock=7.4us).

1/16 duty





(5) Interface with MPU


NJU6460A can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

(5-1) 4-bit MPU interface

When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB_4 to DB_7 at 8-bit length) and lower 4-bit (the data DB_0 to DB_3 at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



JRC

ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL.	RATINGS	UNIT
Supply Voltage	VDD	- 0.3 ~ + 7.0	۷
Input Voltage	VIN	$-0.3 \sim V_{DD}+0.3$	۷
Operating Temperature	Topr	- 30 ~ + 80	Ĵ
Storage Temperature	Tstg	- 55 ~ + 125	r

- Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.
- Note 2) All voltage values are specified as $V_{ss} = 0$ V
- Note 3) The relation : $V_{DD} > V_5 \ge V_{500T}$, $V_{33}=0V$ must be maintained.

Turn on V_{DD} first then turn on V5 must be required. Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized

operation for the LSI.


ELECTRICAL CHARACTERISTICS

($V_{DD}=5V\pm10\%$, $V_{SS}=0V$, Ta=-20 ~ +75°C)


			HIN I	TVD	MAY	HMLL T	NOTE
PARAMETER SYMBOL		CONDITIONS					NUTE
e	VDD		410 010 010		V		
		All input/Output	2.3		VDD		
1						1	
	V _{1L1}	Terminals					_
0	V 1 H2	Only OSC Torminal	V _{DD} -1			V	5
2	VILZ				1.0		
	Vінз		0.8V _{DD}		VDD		
3	VIL3	Unly E Terminal			0.2VDD		
	Voн	-loH=0.205mA	2.4			V V	6
Output Voltage		101=1.6mA	0.4		Ľ	Ľ.	
		lp=±50uA(All com.term.)			20	10	9
		Ip=±50uA(All seg.term.)			30	K34	
Input Leakage Current		$V_{1N}=0 \sim V_{DD}$	- 1		1	ι _ν ,	7
Pull-up Resist Current -IP		V _{DD} =5V	50	125	250	UA	
Operating Current		CR Oscillation		1.0	1.8	mA	8
		$V_{pp}=5V$, fosc=270kHz	_				
LCD Driving Voltage	V ₂	Ta=25℃, Vpp=5V, V5=0V	2.7	3.0	3.3	v	
	V ₃	Measurement Terminal Is SEG.	1.7	2.0	2.3	<u> </u>	
Bleeder Resistance		V _{DD} -V ₅ =5V	27	7.5	11.3	kΩ	
		Ta=25℃	3.1				ļ
scillation Frequency fosc			190	270	350	kHz	
	VLCD	V ₅ Terminal, V _{DD} =5V	V _{DD} -3		V _{DD} -5	V	10
	e 1 1 2 3 t. (COM) t. (SEG) urrent Current nt tage nce	e V_{DD} 1 V_{1H1} 2 V_{1L1} 2 V_{1L2} 3 V_{1L3} Voh Voh Vol t. (COM) Rcom t. (SEG) Rseg urrent IL1 Current -IP nt IDD tage V_2 Va tage Rb equency fosc	e V_{DD} 1 V_{1H1} All input/Output Terminals except OSC and E Terminals2 V_{1L1} Terminals Terminals2 V_{1H2} V1L2Only OSC Terminal3 V_{1L3} Only E Terminal Terminal3 V_{1L3} VolIoL=1.6mAV.COM $V_{DD}=\pm50uA(A11 \text{ com.term.})$ t. (COM) R_{COM} ID= $\pm50uA(A11 \text{ seg.term.})$ urrentIL1 VDD=5VVorrent $-I_P$ VDD=5VOnlyCR Oscillation VDD=5V, fosc=270kHztage V_2 V_3V_3SEG.nce R_B VDD=Vs=5V Ta=25°Cequencyfosc	e V_{DD} 4.51 V_{1H1} All Input/Output Terminals except OSC and E Terminals except OSC and E2.32 V_{1L1} Terminals except OSC and E Terminals V_{DD} -12 V_{1H2} V_{1L2} Only OSC Terminal V_{DD} -13 V_{1H3} V_{1L3} Only E Terminal V_{DH} $0.8V_{DD}$ 3 V_{1H3} V_{1L3} Only E Terminal V_{DH} $0.8V_{DD}$ 4.5 V_{0H} $-I_{0H}$ =0.205mA2.42.6 V_{0L} I_{0L} =1.6mA $0.8V_{DD}$ 4.6 I_D =±50uA(All com.term.) I_D 4.7 I_D =±50uA(All seg.term.) I_D 4.7 I_D =50uA(All seg.term.) I_D 1.7 I_D CR Oscillation V_{DD} =50 V_{0D} 4.8 V_2 T_a =25°C, V_{DD} =50, V_5 =00 Measurement Terminal is SEG. I_D 1.7 I_A V_D I_A 1.7 I_A I_A 1.7 I_A I_A 1.7 I_A I_A 1.7 I_A I_A	E R Simble O C R P P T P O R C And C e V_{DD} 4.5 5.0 1 V_{IH1} All input/Output Terminals except OSC and E 2.3 1 2 V_{IL1} Terminals except OSC and E 1 1 3 V_{IH2} Only OSC Terminal V_{DD} 1 3 V_{IL3} Only E Terminal 0.8V_{DD} 1 V_{OL} I_{OH} =0.205mA 2.4 1 1 V_{OL} I_{OH} =1.6mA 1 1 1 t. (COM) Rcom I_D =±50uA(All com.term.) 1 1 t. (COM) Rcom I_D =±50uA(All seg.term.) 1 1 urrent I_{L1} V_{IN} =0 $\sim V_{DD}$ -1 1 Current $-I_P$ V_{DD} =5V 50 125 nt I_{DD} CR Oscillation 1.0 1.0 V_{2} T_a =25°C, V_{DD} =5V, V_5 =0V 1.7 2.0 nce R_B V_{DD} -Vs=5V 3.7 7.5 equency fosc 190	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $


Note 5) Input/Output structure except LCD driver are shown below:

Input Terminal Structure



E Terminal






Input/Output Terminal Structure

DB₀ to DB₇ Terminals

- RS, R/W and RESET Terminals
- Note 6) Apply to the Input/Output Terminal.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except Input/output current but including the current flow on bleeder resistance.
- Note 9) R_{COM} and R_{SEG} are the resistance values between power supply terminals(V_{DD}, V₂, V₃, V₅) and each common terminal (COM₁ to COM₁₆), and supply voltage (V_{DD}, V₂, V₃, V₅) and each segment terminal(SEG₁ to SEG₄₀) respectively, and measured when the current Id is flown on every common and segment terminals at a same time.
- Note 10) Apply to the output voltage from each COM and SEG are less than ±0.15V against the LCD driving constant voltage(V_DD, V_5) at no load condition.
 - Bleeder resistance



New Japan Radio Co., Ltd.

5

· Bus timing characteristics (V_{DD} = 5.0V \pm 10%, VSS = 0V, Ta = -20 ~ +75°C)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	able Cycle Time		500			
Enable Pulse Width	"High" level	PWeh	220			
	"Low" level	PWel	280			
Enable Rise Time, Fall Time		ter, ter		20		
Set up Time	RS, R∕₩-E	tas	40		fig.1	ns
Address Hold Time		tан	10			
Data Set up Time		tosw	60			
Data Hold Time		tн	10			

Write operation sequence (Write from MPU to NJU6460A)

Timing Characteristics (Write operation)




fig. 1 The timing characteristics of the bus write operating sequence. (Write from MPU to NJU6460A)

Read operation sequence (Read from NJU6460A to MPU)

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		toyce	500			
Enable Pulse Width	"High" level	Р₩ен	220			1
	"Low" level	PWEL	280			
Enable Rise Time, Fall Time		ter, ter		20		1
Set up Time	RS, R/W-E	tas	40		fig.2	ns
Address Hold Time		t _{AH}	10			
Data Delay Time		tddr		240	_	
Data Hold Time		tdhr	20			

-New Japan Radio Co.,Ltd.

DBO~DB7 Load Condition : CL=100pF

Timing Characteristics (Read operation)





fig. 2 The timing characteristics of the bus read operating sequence. (Read from NJU6460A to MPU)

• The Input Condition when using the Hardware Reset Circuit


PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Reset Input "L" Level Width	trsl	1.2		fosc =80kHz	ms





LCD DRIVING WAVEFORM


1/16 Duty Driving






JRC

(1) LCD display interface Pin configuration mode A (BOTTOM VIEW)




Mode A, 16-Character 1-Line display example (MO = 0, M1 = 0)




(MO = 0, M1 = 1)



(2) LCD display interface Pin configuration mode B (TOP VIEW)



Mode B, 16-Character 1-Line display example (MO=1, M1=0)



Mode B, 8-Character 2-Line display example (MO = 1, M1 = 1)

-New Japan Radio Co., Ltd.

5

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.